PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Song, Taejoong"

Author of the publication

copydeleteadd this publication to your clipboard
Bitline Precharging and Preamplifying Switching pMOS for High-Speed Low-Power SRAM.

, , , , , , , and . IEEE Trans. on Circuits and Systems, 63-II (11): 1059-1063 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Qian Song University of Stuttgart

Jianing Song University of Stuttgart

Bowen Song University of Stuttgart

Jing Song University of Stuttgart

 

Other publications of authors with the same name

Pseudo NMOS based sense amplifier for high speed single-ended SRAM., , , , and . ICECS, page 331-334. IEEE, (2014)Bitline Precharging and Preamplifying Switching pMOS for High-Speed Low-Power SRAM., , , , , , , and . IEEE Trans. on Circuits and Systems, 63-II (11): 1059-1063 (2016)A Voltage and Temperature Tracking SRAM Assist Supporting 740mV Dual-Rail Offset for Low-Power and High-Performance Applications in 7nm EUV FinFET Technology., , , , , , , , , and 9 other author(s). ISSCC, page 392-394. IEEE, (2019)Implementation Issues of A Wideband Multi-Resolution Spectrum Sensing (MRSS) Technique for Cognitlve Radio (CR) Systems., , , , , , , , and . CrownCom, page 1-5. IEEE, (2006)A 122-mW Low-Power Multiresolution Spectrum-Sensing IC With Self-Deactivated Partial Swing Techniques., , , , , , , and . IEEE Trans. on Circuits and Systems, 57-II (3): 188-192 (2010)Embedded MRAM Macro for eFlash Replacement., , , and . ISCAS, page 1-4. IEEE, (2018)Half-and-Half Compare Content Addressable Memory with Charge-Sharing Based Selective Match-Line Precharge Scheme., , , , and . VLSI Circuits, page 17-18. IEEE, (2018)Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM., , , , and . IEEE Trans. VLSI Syst., 23 (7): 1370-1374 (2015)A 14 nm FinFET 128 Mb SRAM With V $_MIN$ Enhancement Techniques for Low-Power Applications., , , , , , , , , and 10 other author(s). J. Solid-State Circuits, 50 (1): 158-169 (2015)Low-Power Technique for SRAM-Based On-Chip Arbitrary-Waveform Generator., , , , , , , , , and . IEEE Trans. Instrumentation and Measurement, 60 (4): 1187-1196 (2011)