Author of the publication

Deterministic Logic BIST for Transition Fault Testing.

, , , and . European Test Symposium, page 123-130. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Effiziente Erfüllbarkeitsalgorithmen für die Generierung von Testmustern (Efficient Satisfiability Solving Algorithms for Test Pattern Generation)., , , , and . it - Information Technology, 51 (2): 102-111 (2009)Cell-aware analysis for small-delay effects and production test results from different fault models., , , , , , , and . ITC, page 1-8. IEEE Computer Society, (2011)Deterministic Logic BIST for Transition Fault Testing., , , and . European Test Symposium, page 123-130. IEEE Computer Society, (2006)PASSAT: Efficient SAT-Based Test Pattern Generation for Industrial Circuits., , , , , and . ISVLSI, page 212-217. IEEE Computer Society, (2005)X-masking during logic BIST and its impact on defect coverage., , , , , , , and . IEEE Trans. VLSI Syst., 14 (2): 193-202 (2006)PARCOURS - Substrate Crosstalk Analysis for Complex Mixed-Signal-Circuits., , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 306-315. Springer, (2000)Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults., , , , , and . MEMOCODE, page 181-187. IEEE Computer Society, (2007)Resistive Bridging Fault Simulation of Industrial Circuits., , , and . DATE, page 628-633. ACM, (2008)Deterministic logic BIST for transition fault testing., , , and . IET Computers & Digital Techniques, 1 (3): 180-186 (2007)Modeling and Analysis of Crosstalk Coupling Effect on the Victim Interconnect Using the ABCD Network Model., , , and . DFT, page 174-182. IEEE Computer Society, (2004)