PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sha, Edwin Hsing-Mean"

Author of the publication

copydeleteadd this publication to your clipboard
Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems.

, , , , , , and . IEEE Trans. on Circuits and Systems, 54-II (5): 445-449 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Edwin Ramsperger University of Stuttgart

Anastasia Shamakina University of Stuttgart

Isha Sharma University of Stuttgart

Kanuj Sharma University of Stuttgart

Peiman Shah Nazar University of Stuttgart

 

Other publications of authors with the same name

Balloonfish: Utilizing morphable resistive memory in mobile virtualization., , , , , and . ASP-DAC, page 322-327. IEEE, (2015)Minimizing write activities to non-volatile memory via scheduling and recomputation., , , , and . SASP, page 101-106. IEEE Computer Society, (2010)Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory., , , , and . DATE, page 746-751. IEEE, (2011)Node trust evaluation in mobile ad hoc networks based on multi-dimensional fuzzy and Markov SCGM(1, 1) model., , , , and . Computer Communications, 35 (5): 589-596 (2012)Applying link stability estimation mechanism to multicast routing in MANETs., , , , and . Journal of Systems Architecture - Embedded Systems Design, 60 (5): 467-480 (2014)Communication Scheduling With Re-Routing Based On Static And Hybrid Techniques., , and . Journal of Circuits, Systems, and Computers, 13 (5): 1039-1064 (2004)Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP., , , , , and . J. Parallel Distrib. Comput., 68 (4): 443-455 (2008)A novel multiplexer-based low-power full adder., , , , and . IEEE Trans. on Circuits and Systems, 51-II (7): 345-348 (2004)Optimized Address Assignment With Array and Loop Transformations for Minimizing Schedule Length., , , , and . IEEE Trans. on Circuits and Systems, 55-I (1): 379-389 (2008)Timing Optimization of Nested Loops Considering Code Size for DSP Applications., , and . ICPP, page 475-482. IEEE Computer Society, (2004)