PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Cho, Kyoung-Rok"

Author of the publication

copydeleteadd this publication to your clipboard
Backward Propagated Capacitance Model for Register Transfer Level Power Estimation.

, , and . VLSI Design, 2001 (2): 221-231 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hyeongrae Cho University of Stuttgart

Michel Choudalakis University of Stuttgart

Gretchen Chojnacki-Herbers University of Stuttgart

King Cho Wong University of Stuttgart

 

Other publications of authors with the same name

Dual-Level LVDS Technique for Reducing Data Transmission Lines by Half in LCD Driver IC's., , and . IEICE Transactions, 91-C (1): 72-80 (2008)Priority-based dynamic bandwidth allocation in Ethernet Passive Optical Networks., , and . Photonic Network Communications, 15 (3): 203-212 (2008)Efficient co-simulation framework enhancing system-level power estimation for a platform-based SoC design., , , and . Microelectronics Journal, 42 (11): 1290-1298 (2011)Design of D-PHY chip for mobile display interface supporting MIPI standard., , and . Microelectronics Journal, 43 (12): 949-955 (2012)Memristor-based Synaptic Networks and Logical Operations Using In-Situ Computing, , , , , , and . CoRR, (2011)Design of Asynchronous Embedded Processor with New Ternary Data Encoding Scheme., , and . SAMOS, volume 4017 of Lecture Notes in Computer Science, page 395-405. Springer, (2006)Formulation and Implementation of Nonlinear Integral Equations to Model Neural Dynamics Within the Vertebrate Retina., , , , , , , , and . Int. J. Neural Syst., 28 (7): 1850004:1-1850004:24 (2018)System-on-System (SoS) architecture for 3-D secure imaging., , , , , , , and . SoCC, page 436-439. IEEE, (2009)Improvement of Sleep Operation for the Reduced Paging Delay on Cellular System., , and . IEICE Transactions, 90-B (5): 1249-1251 (2007)Design of a high performance self-timed ARM9 processor., and . IEICE Electronic Express, 5 (3): 87-93 (2008)