Author of the publication

Ultra-thin chip fabrication for next-generation silicon processes

, , , , and . 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, page 131-137. Piscataway, New Jersey, IEEE, (2009)
DOI: 10.1109/BIPOL.2009.5314128

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Ultra-Thin Chips on Foil for Flexible Electronics., , , , , , , , and . ISSCC, page 334-335. IEEE, (2008)Cantilever-Based Biosensors in CMOS Technology., , , , , , , and . DATE, page 1340-1341. IEEE Computer Society, (2005)Delay Games with WMSO+U Winning Conditions.. CoRR, (2014)Metal-Porous Silicon Contacts and Electrical Resistivity of Porous Silicon, , , , , and . Proceedings : SAFE 2009, 12th Annual Workshop on Semiconductors Advances for Future Electronics and Sensors and ProRISC 2009, 20th Annual Workshop on Circuits, Systems and Signal Processing : November 26 - 27, 2009, Veldhoven, the Netherlands, page 71-74. Utrecht, Techn. Foundation, (2009)Distributed synthesis for parameterized temporal logics., , and . Inf. Comput., 262 (Part): 311-328 (2018)Delay Games with WMSO+U Winning Conditions.. RAIRO - Theor. Inf. and Applic., 50 (2): 145-165 (2016)Parametric Linear Dynamic Logic., and . GandALF, volume 161 of EPTCS, page 60-73. (2014)Finite-state Strategies in Delay Games.. GandALF, volume 256 of EPTCS, page 151-165. (2017)Robust, Expressive, and Quantitative Linear Temporal Logics: Pick any Two for Free., , and . CoRR, (2018)Distributed Synthesis for Parameterized Temporal Logics., , and . CoRR, (2017)