PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Reiche, Oliver"

Author of the publication

copydeleteadd this publication to your clipboard
Code Generation for High-Level Synthesis of Multiresolution Applications on FPGAs.

, , , , and . CoRR, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oliver Sawodny

Oliver Bischoff University of Stuttgart

Oliver Scheel University of Stuttgart

Hon. -Prof. Dr. Oliver Schwarz University of Stuttgart

Univ. -Prof. Dr. Oliver Röhrle University of Stuttgart

 

Other publications of authors with the same name

Towards a performance-portable description of geometric multigrid algorithms using a domain-specific language., , , , , , and . J. Parallel Distrib. Comput., 74 (12): 3191-3201 (2014)Invasive Tightly-Coupled Processor Arrays: A Domain-Specific Architecture/Compiler Co-Design Approach., , , , and . ACM Trans. Embedded Comput. Syst., 13 (4s): 133:1-133:29 (2014)FPGA-based accelerator design from a domain-specific language., , , and . FPL, page 1-9. IEEE, (2016)HIPAcc., , , and . FPGAs for Software Programmers, Springer, (2016)HIPAcc: A Domain-Specific Language and Compiler for Image Processing., , , , , and . IEEE Trans. Parallel Distrib. Syst., 27 (1): 210-224 (2016)Code generation from a domain-specific language for C-based HLS of hardware accelerators., , , , and . CODES+ISSS, page 17:1-17:10. ACM, (2014)Automatic Kernel Fusion for Image Processing DSLs., , , and . SCOPES, page 76-85. ACM, (2018)Hybrid code description for developing fast and resource efficient image processing architectures., , , , , , and . SAMOS, page 211-218. IEEE, (2016)Code generation for embedded heterogeneous architectures on android., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Loop Parallelization Techniques for FPGA Accelerator Synthesis., , , , and . Signal Processing Systems, 90 (1): 3-27 (2018)