PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Klotchkov, Ilya"

Author of the publication

copydeleteadd this publication to your clipboard
A Distributed Autonomous and Collaborative Multi-Robot System Featuring a Low-Power Robot SoC in 22nm CMOS for Integrated Battery-Powered Minibots.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 48-50. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Klotchkov, Ilya
add a person with the name Klotchkov, Ilya
 

Other publications of authors with the same name

Microphone Array Post-filter in Frequency Domain for Speech Recognition Using Short-Time Log-Spectral Amplitude Estimator and Spectral Harmonic/Noise Classifier., , and . SPECOM, volume 10458 of Lecture Notes in Computer Science, page 525-534. Springer, (2017)A Distributed Autonomous and Collaborative Multi-Robot System Featuring a Low-Power Robot SoC in 22nm CMOS for Integrated Battery-Powered Minibots., , , , , , , , , and 26 other author(s). ISSCC, page 48-50. IEEE, (2019)High level design for wearables and IoT., and . ICCAD, page 72. IEEE, (2014)Power specification, simulation and verification of SystemC designs., , , and . EWDTS, page 1-4. IEEE, (2016)Static analysis method for deadlock detection in SystemC designs., , , and . SoC, page 42-47. IEEE, (2011)A cm-scale self-powered intelligent and secure IoT edge mote featuring an ultra-low-power SoC in 14nm tri-gate CMOS., , , , , , , , , and 27 other author(s). ISSCC, page 46-48. IEEE, (2018)Towards Synthesis of Monotonic Asynchronous Circuits from Signal Transition Graphs., , , , and . ACSD, page 179-188. IEEE Computer Society, (2001)Timing Extensions of STG Model and a Method to Simulate Timed STG Behavior in VHDL Environment., , , and . ACSD, page 120-129. IEEE Computer Society, (1998)A Codesign Case Study: Implementing Arithmetic Functions in FPGA's., and . ECBS, page 389-394. IEEE Computer Society, (1996)