Author of the publication

Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.

, , , , , , , and . MICRO, page 368-380. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

IBM z14: Processor Characterization and Power Management for High-Reliability Mainframe Systems., , , , , , , , , and 8 other author(s). J. Solid-State Circuits, 54 (1): 121-132 (2019)libPRISM: an intelligent adaptation of prefetch and SMT levels., , , , , , and . ICS, page 28:1-28:10. ACM, (2017)Generation of Stressmarks for Early Stage Soft-Error Modeling., , , , and . DSN (Supplements), page 42-48. IEEE, (2019)Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities., , , , , , , and . MICRO, page 368-380. IEEE, (2014)Energy accounting for shared virtualized environments under DVFS using PMC-based power models., , , , , , , , and . Future Generation Comp. Syst., 28 (2): 457-468 (2012)POTRA: a framework for building power models for next generation multicore architectures., , , , and . SIGMETRICS, page 427-428. ACM, (2012)Very Low Voltage (VLV) Design., , , , , , , , , and 15 other author(s). ICCD, page 601-604. IEEE Computer Society, (2017)26.2 Power supply noise in a 22nm z13™ microprocessor., , , , , , , , , and 5 other author(s). ISSCC, page 438-439. IEEE, (2017)Design space exploration for aggressive core replication schemes in CMPs., , , , , and . HPDC, page 269-270. ACM, (2011)Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach., , , , and . MICRO, page 294-307. ACM, (2015)