Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Goebel, Jones
add a person with the name Goebel, Jones
 

Other publications of authors with the same name

High Throughput Multiplierless Architecture for VP9 Fractional Motion Estimation., , , , and . SBCCI, page 1-6. IEEE, (2018)A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor., , , , , and . LASCAS, page 93-96. IEEE, (2019)Low-power hardware design for the HEVC Binary Arithmetic Encoder targeting 8K videos., , , , and . SBCCI, page 1-6. IEEE, (2016)An efficient sub-sample interpolator hardware for VP9-10 standards., , , , , , , and . ICIP, page 2167-2171. IEEE, (2016)Objective and Subjective Video Quality Assessment in Mobile Devices for Low-Complexity H.264/AVC Codecs., , , , , , , and . WebMedia, page 429-432. ACM, (2017)An HEVC multi-size DCT hardware with constant throughput and supporting heterogeneous CUs., , , , and . ISCAS, page 2202-2205. IEEE, (2016)High-throughput and power-efficient hardware design for a multiple video coding standard sample interpolator., , , , , and . J. Real-Time Image Processing, 16 (1): 175-192 (2019)High-throughput and memory-aware hardware of a sub-pixel interpolator for multiple video coding standards., , , , , and . ICIP, page 2162-2166. IEEE, (2016)High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation., , , , , , and . IEEE Trans. on Circuits and Systems, 66-II (5): 883-887 (2019)ASIC power-estimation accuracy evaluation: A case study using video-coding architectures., , , , , , and . LASCAS, page 1-4. IEEE, (2018)