Author of the publication

Optimizing the Mapping of Reversible Circuits to Four-Valued Quantum Gate Circuits.

, , , , and . ISMVL, page 173-178. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LUT-Based Hierarchical Reversible Logic Synthesis., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (9): 1675-1688 (2019)Logic Synthesis for RRAM-Based In-Memory Computing., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 37 (7): 1422-1435 (2018)Upper bounds for reversible circuits based on Young subgroups., , , and . Inf. Process. Lett., 114 (6): 282-286 (2014)The complexity of error metrics., , and . Inf. Process. Lett., (2018)Pairs of majority-decomposing functions., , , and . Inf. Process. Lett., (2018)Ancilla-free synthesis of large reversible functions using binary decision diagrams., , , and . CoRR, (2014)On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis., , , , and . DATE, page 1649-1654. IEEE, (2019)Programming quantum computers using design automation., , and . DATE, page 137-146. IEEE, (2018)Logic Synthesis for Established and Emerging Computing., , , and . Proceedings of the IEEE, 107 (1): 165-184 (2019)Ancilla-free synthesis of large reversible functions using binary decision diagrams., , , and . J. Symb. Comput., (2016)