Author of the publication

Test Generation for (Sequential) Multi-Valued Logic Networks based on Genetic Algorithm.

, , , and . ISMVL, page 215-221. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault Models and Test Algorithms for Nanoscale Technologies (Fehlermodelle und Testalgorithmen für Nanoscale-Technologien)., and . it - Information Technology, 52 (4): 189-194 (2010)Automatic Test Pattern Generation for Resistive Bridging Faults., , , and . J. Electronic Testing, 22 (1): 61-69 (2006)Binary Decision Diagrams - Theory and Implementation., and . Springer, (1998)Modeling and Mitigating Transient Errors in Logic Circuits., , , and . IEEE Trans. Dependable Sec. Comput., 8 (4): 537-547 (2011)Securing Wireless Networks in a University Environment., , and . PerCom Workshops, page 312-316. IEEE Computer Society, (2005)Proving QBF-hardness in Bounded Model Checking for Incomplete Designs., , and . MTV, page 23-28. IEEE Computer Society, (2013)Bounded Model Checking of Incomplete Networks of Timed Automata., , , and . MTV, page 61-66. IEEE Computer Society, (2010)X-masking during logic BIST and its impact on defect coverage., , , , , , , and . IEEE Trans. VLSI Syst., 14 (2): 193-202 (2006)ATPG-based grading of strong fault-secureness., , , , and . IOLTS, page 269-274. IEEE Computer Society, (2009)Stop & Go BIST., and . IOLTW, page 147-151. IEEE Computer Society, (2002)