PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chakrabarty, Krishnendu"

Author of the publication

copydeleteadd this publication to your clipboard
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip.

, , and . IEEE Trans. Computers, 52 (12): 1619-1632 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chakrabarty, Krishnendu
add a person with the name Chakrabarty, Krishnendu
 

Other publications of authors with the same name

An Optimal Two-Mixer Dilution Engine with Digital Microfluidics for Low-Power Applications., , , and . J. Low Power Electronics, 10 (3): 506-518 (2014)Reconfiguration-Based Defect Tolerance for Microfluidic Biochips.. DFT, IEEE Computer Society, (2006)On-Chip Dilution from Multiple Concentrations of a Sample Fluid Using Digital Microfluidics., , , and . VDAT, volume 382 of Communications in Computer and Information Science, page 274-283. Springer, (2013)Layout-Aware Solution Preparation for Biochemical Analysis on a Digital Microfluidic Biochip., , , and . VLSI Design, page 171-176. IEEE Computer Society, (2011)Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (9): 1523-1536 (2015)Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (2): 352-365 (2008)Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (9): 1395-1408 (2013)Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (2): 279-290 (2014)Robust Optimization of Test-Access Architectures Under Realistic Scenarios., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (11): 1873-1884 (2015)Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (1): 111-120 (2009)