PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chakrabarty, Krishnendu"

Author of the publication

copydeleteadd this publication to your clipboard
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip.

, , and . IEEE Trans. Computers, 52 (12): 1619-1632 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chakrabarty, Krishnendu
add a person with the name Chakrabarty, Krishnendu
 

Other publications of authors with the same name

Fault diagnosis for flow-based microfluidic biochips., , and . VTS, page 1-6. IEEE Computer Society, (2015)On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors., and . IOLTS, page 213-218. IEEE Computer Society, (2008)Reliability and performance trade-offs for 3D NoC-enabled multicore chips., , , and . DATE, page 1429-1432. IEEE, (2016)Pre-bond testing of the silicon interposer in 2.5D ICs., , , and . DATE, page 978-983. IEEE, (2016)Task Feasibility Analysis and Dynamic Voltage Scaling in Fault-Tolerant Real-Time Embedded Systems., and . DATE, page 1170-1175. IEEE Computer Society, (2004)Zero-aliasing space compaction using linear compactors with bounded overhead.. IEEE Trans. on CAD of Integrated Circuits and Systems, 17 (5): 452-457 (1998)Design of reconfigurable composite microsystems based on hardware/software codesign principles., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (8): 987-995 (2002)Test response compaction using multiplexed parity trees., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 15 (11): 1399-1408 (1996)On the quality of accumulator-based compaction of test responses., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 16 (8): 916-922 (1997)Efficient test access mechanism optimization for system-on-chip., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 22 (5): 635-643 (2003)