Author of the publication

Novel Architecture of Feedforward Second-Order Multibit Delta-Sigma-AD Modulator.

, , , , , , , , and . IEICE Transactions, 91-A (4): 965-970 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Second-Order Multibit Complex Bandpass DeltaSigmaAD Modulator with I, Q Dynamic Matching and DWA Algorithm., , , , , , , , , and 4 other author(s). IEICE Transactions, 90-C (6): 1181-1188 (2007)Reducing Spurious Output of Balanced Modulators by Dynamic Matching of I, Q Quadrature Paths., , , , , and . IEICE Transactions, 88-C (6): 1290-1294 (2005)Robust Cyclic ADC Architecture Based on β-Expansion., , , , and . IEICE Transactions, 96-C (4): 553-559 (2013)Experimental Implementation of Non-binary Cyclic ADCs with Radix Value Estimation Algorithm., , , and . IEICE Transactions, 97-C (4): 308-315 (2014)A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase., and . IEICE Transactions, 101-A (2): 425-433 (2018)A 6th-Order Complex Bandpass ΔΣ AD Modulator Using Dynamic Amplifier and Noise Coupling SAR Quantizer., and . ISPACS, page 447-452. IEEE, (2018)Linearity Compensation for Conversion Error in Non-binary and Binary Hybrid ADC., and . ISPACS, page 1-2. IEEE, (2021)SAR ADC Algorithm with Redundancy and Digital Error Correction., , , , , , , , , and . IEICE Transactions, 93-A (2): 415-423 (2010)A 6th-Order Quadrature Bandpass Delta Sigma AD Modulator Using Dynamic Amplifier and Noise Coupling SAR Quantizer., and . IEICE Transactions, 102-A (3): 507-517 (2019)Complex Bandpass DeltaSigmaAD Modulator Architecture without I, Q-Path Crossing Layout., , , , , , , , , and 5 other author(s). IEICE Transactions, 89-A (4): 908-915 (2006)