Author of the publication

Effective congestion reduction for IC package substrate routing.

, , , , , and . ACM Trans. Design Autom. Electr. Syst., 15 (3): 27:1-27:21 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Novel Tour Construction Heuristic for Traveling Salesman Problem Using LFF Principle., , , , and . JCIS, Atlantis Press, (2006)A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design., , , , and . Integration, 39 (4): 457-473 (2006)Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction., , , and . ISVLSI, page 383-388. IEEE Computer Society, (2007)Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan., , , , , , and . ICCAD, page 8-12. IEEE Computer Society, (2000)DFM-aware Routing for Yield Enhancement., , , and . APCCAS, page 1091-1094. IEEE, (2006)A Two-stage Incremental Floorplanning Algorithm with Boundary Constraints., , , and . APCCAS, page 792-795. IEEE, (2006)Algorithms for analog VLSI 2D stack generation and block merging., , , , and . ISCAS (4), page 716-719. IEEE, (2003)Interconnect delay optimization via high level re-synthesis after floorplanning., , and . ISCAS (6), page 5641-5644. IEEE, (2005)Timing-driven global routing with efficient buffer insertion., , and . ISCAS (3), page 2449-2452. IEEE, (2005)Fixed-outline floorplanning with constraints through instance augmentation., , , and . ISCAS (2), page 1883-1886. IEEE, (2005)