Author of the publication

A reconfigurable architecture for real-time prediction of neural activity.

, , , , and . ISCAS, page 1869-1872. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics., , , , , and . IEEE/ACM Trans. Comput. Biology Bioinform., 12 (5): 1034-1047 (2015)Fast simulation of Digital Spiking Silicon Neuron model employing reconfigurable dataflow computing., , , , and . FPT, page 478-479. IEEE, (2013)An FPGA based scalable architecture of a stochastic state point process filter (SSPPF) to track the nonlinear dynamics underlying neural spiking., , , , , , and . Microelectronics Journal, 45 (6): 690-701 (2014)Laguerre-volterra model and architecture for MIMO system identification and output prediction., , , , , and . EMBC, page 4539-4542. IEEE, (2014)FPGA-Based High-Performance Collision Detection: An Enabling Technique for Image-Guided Robotic Surgery., , , , , , , , and . Front. Robotics and AI, (2016)ASIC Implementation of a Nonlinear Dynamical Model for Hippocampal Prosthesis., , , , , , , and . Neural Computation, (2018)Real-Time Prediction of Neuronal Population Spiking Activity Using FPGA., , , , and . IEEE Trans. Biomed. Circuits and Systems, 7 (4): 489-498 (2013)A dual mode FPGA design for the hippocampal prosthesis., , , , and . EMBC, page 4579-4582. IEEE, (2012)A customizable Stochastic State Point Process Filter (SSPPF) for neural spiking activity., , , , and . EMBC, page 4993-4996. IEEE, (2013)Rapid single-chip secure processor prototyping on the OpenSPARC FPGA platform., , , , , , , and . International Symposium on Rapid System Prototyping, page 38-44. IEEE, (2011)