Author of the publication

Reduction methods for adapting optical network on chip topologies to 3D architectures.

, , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (1): 87-98 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Application of Multi-Domain and Multi-Language Cosimulation to an Optical MEM Switch Design., , , , , , and . VLSI Design, page 426-. IEEE Computer Society, (2002)Optimizing Configuration and Application Mapping for MPSoC Architectures., , , , , and . AHS, page 474-481. IEEE Computer Society, (2009)Mixed-level cosimulation for fine gradual refinement of communication in SoC design., , and . DATE, page 754-759. IEEE Computer Society, (2001)Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology., , , , , and . DATE, page 788-793. IEEE, (2011)Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design., , , and . DATE, page 620-627. IEEE Computer Society, (2002)Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management., , , , and . CODES+ISSS, page 48-53. ACM, (2004)Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification., , , , , and . ICCD, page 525-530. IEEE Computer Society, (2000)System level assessment of an optical NoC in an MPSoC platform., , , , , , and . DATE, page 1084-1089. EDA Consortium, San Jose, CA, USA, (2007)Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS., , , , and . ACM Trans. Embedded Comput. Syst., 18 (5s): 76:1-76:20 (2019)Component-Based Methodology for Hardware Design of a Dataflow Processing Network., , , and . IWSOC, page 289-294. IEEE Computer Society, (2005)