Author of the publication

A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks.

, , , and . ISQED, page 358-363. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Bhunia, Swarup
add a person with the name Bhunia, Swarup
 

Other publications of authors with the same name

Sequential hardware Trojan: Side-channel aware design and placement., , , , and . ICCD, page 297-300. IEEE Computer Society, (2011)MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications., , , , and . IEEE Trans. VLSI Syst., 23 (6): 1005-1016 (2015)Secure and Trusted SoC: Challenges and Emerging Solutions., , and . MTV, page 29-34. IEEE Computer Society, (2013)Current based PUF exploiting random variations in SRAM cells., , , and . DATE, page 277-280. IEEE, (2016)Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis., , , , and . IEEE Trans. VLSI Syst., 14 (9): 1034-1039 (2006)Self-Healing Design in Deep Scaled CMOS Technologies., , , , and . Journal of Circuits, Systems, and Computers, (2012)Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations., , , and . IEEE Trans. VLSI Syst., 13 (11): 1286-1295 (2005)Exploring Spin Transfer Torque Devices for Unconventional Computing., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (1): 5-16 (2015)A Power-Aware GALS Architecture for Real-Time Algorithm-Specific Tasks., , , and . ISQED, page 358-363. IEEE Computer Society, (2005)Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies., , , and . DATE, page 856-861. European Design and Automation Association, Leuven, Belgium, (2006)