Author of the publication

Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems.

, , and . SoCC, page 175-178. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-level synthesis for the design of FPGA-based signal processing systems., and . ICSAMOS, page 25-32. IEEE, (2009)A Flexible SoC and Its Methodology for Parser-Based Applications., , , and . TRETS, 10 (1): 4:1-4:23 (2016)Hardware Virtual Components Compliant with Communication System Standards., , , , , , , and . DSD, page 88-95. IEEE Computer Society, (2005)FPGA technology and parallel computing towards automatic microarray image processing., , , and . TSP, page 607-610. IEEE, (2011)A Very High Throughput Deblocking Filter for H.264/AVC., , , and . Signal Processing Systems, 73 (2): 189-199 (2013)Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems., , and . SiPS, page 280-285. IEEE, (2006)Software polar decoder on an embedded processor., , and . SiPS, page 180-185. IEEE, (2014)An Efficient, Portable and Generic Library for Successive Cancellation Decoding of Polar Codes., , , , and . LCPC, volume 9519 of Lecture Notes in Computer Science, page 303-317. Springer, (2015)High data rate and flexible hardware QC-LDPC decoder for satellite optical communications., , , and . ISTC, page 1-5. IEEE, (2018)Fast Converging ADMM-Penalized Algorithm for LDPC Decoding., , , , and . IEEE Communications Letters, 20 (4): 648-651 (2016)