PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Portal, Jean Michel"

Author of the publication

copydeleteadd this publication to your clipboard
Printed complementary organic thin film transistors based decoder for ferroelectric memory.

, , , , , , , , , , and . ESSCIRC, page 111-114. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Johannes Michel University of Stuttgart

Michel Choudalakis University of Stuttgart

Michel Mom University of Stuttgart

Jean-Noel Grad University of Stuttgart

Jean-Louis Hoslauer University of Stuttgart

 

Other publications of authors with the same name

RRAM-based FPGA for "Normally Off, Instantly On" applications., , , , , , , and . J. Parallel Distrib. Comput., 74 (6): 2441-2451 (2014)Minimizing the Number of Test Configurations for Different FPGA Families., , , and . Asian Test Symposium, page 363-368. IEEE Computer Society, (1999)An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family., , , and . J. Electronic Testing, 16 (3): 289-299 (2000)A Discussion on Test Pattern Generation for FPGA - Implemented Circuits., , , , and . J. Electronic Testing, 17 (3-4): 283-290 (2001)Improvement of a VCO concept for low energy particule detection and recognition., , , , and . LATW, page 1-4. IEEE, (2014)Bipolar OxRRAM memory array reliability evaluation based on fault injection., , , and . IDT, page 78-81. IEEE, (2011)Embedded high-precision frequency-based capacitor measurement system., , , and . IOLTS, page 116-121. IEEE, (2013)Design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells., , , , , , , , , and 4 other author(s). J. Parallel Distrib. Comput., 74 (6): 2484-2496 (2014)IS-FPGA : a new symmetric FPGA architecture with implicit scan., , , , and . ITC, page 924-931. IEEE Computer Society, (2001)SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures., , , , and . NVMTS, page 1-4. IEEE, (2015)