Author of the publication

A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors.

, , , , , , and . ACM Trans. Comput. Syst., 30 (2): 8:1-8:38 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The GPU Computing Era., and . IEEE Micro, 30 (2): 56-69 (2010)A tracking clock recovery receiver for 4-Gbps signaling., , and . IEEE Micro, 18 (1): 25-27 (1998)A Bandwidth-efficient Architecture for Media Processing., , , , , , and . MICRO, page 3-13. ACM/IEEE Computer Society, (1998)Efficient conditional operations for data-parallel architectures., , , , , and . MICRO, page 159-170. ACM/IEEE Computer Society, (2000)Network congestion avoidance through Speculative Reservation., , , and . HPCA, page 443-454. IEEE Computer Society, (2012)Flit-Reservation Flow Control., and . HPCA, page 73-84. IEEE Computer Society, (2000)Block-Parallel Programming for Real-Time Embedded Applications., and . ICPP, page 297-306. IEEE Computer Society, (2010)A Universal Parallel Computer Architecture.. New Generation Comput., 11 (3): 227-249 (1993)Invited.VLSI Architecture: Past, Present, and Future., and . ARVLSI, page 232-241. IEEE Computer Society, (1999)The BlackWidow High-Radix Clos Network., , , and . ISCA, page 16-28. IEEE Computer Society, (2006)