PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Senni, Sophiane"

Author of the publication

copydeleteadd this publication to your clipboard
Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices.

, , , and . JETC, 13 (2): 17:1-17:23 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Senni, Sophiane
add a person with the name Senni, Sophiane
 

Other publications of authors with the same name

Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices., , , and . JETC, 13 (2): 17:1-17:23 (2016)Power efficient Thermally Assisted Switching Magnetic memory based memory systems., , , , and . ReCoSoC, page 1-6. IEEE, (2014)Potential applications based on NVM emerging technologies., , , , , and . DATE, page 1012-1017. ACM, (2015)Exploring MRAM Technologies for Energy Efficient Systems-On-Chip., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (3): 279-292 (2016)Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture., , , , and . ISVLSI, page 248-251. IEEE Computer Society, (2014)Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers., , , , , and . IEEE Access, (2019)Loop optimization in presence of STT-MRAM caches: A study of performance-energy tradeoffs., , , , , , , and . PATMOS, page 162-169. IEEE, (2016)Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks., , , , , , , , , and 3 other author(s). DATE, page 103-108. IEEE, (2018)Emerging Non-volatile Memory Technologies Exploration Flow for Processor Architecture., , , , and . ISVLSI, page 460. IEEE Computer Society, (2015)GREAT: HeteroGeneous IntegRated Magnetic tEchnology Using Multifunctional Standardized sTack., , , , , , , , , and 6 other author(s). ISVLSI, page 344-349. IEEE Computer Society, (2017)