PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ito, Shinya"

Author of the publication

copydeleteadd this publication to your clipboard
Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs.

, , , , , , , , , and . J. Solid-State Circuits, 46 (4): 806-814 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ito, Shinya
add a person with the name Ito, Shinya
 

Other publications of authors with the same name

A method of digital watermarking by using the frequency masking effect., and . Systems and Computers in Japan, 37 (11): 79-87 (2006)A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications., , , , , , , , , and 7 other author(s). ISSCC, page 212-597. IEEE, (2007)Consumed-energy-type-aware routing for wireless sensor networks., and . WTS, page 1-6. IEEE, (2007)Exponentially Aggressive Preservation of Nearly Depleted Nodes for Wireless Sensor Networks., and . ITNG, page 880-882. IEEE Computer Society, (2007)Effect of mechanical stress induced by etch-stop nitride: impact on deep-submicron transistor performance., , , , , , , , and . Microelectronics Reliability, 42 (2): 201-209 (2002)Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs., , , , , , , , , and . J. Solid-State Circuits, 46 (4): 806-814 (2011)A Self-evolutionary Emulation Scheme for A Networking Oriented Data-driven Processor Architecture: CUE., , and . PDPTA, page 1082-1088. CSREA Press, (2002)High-Degree Neurons Feed Cortical Computations., , , , , , , , and . PLoS Computational Biology, (2016)Concept set extraction with user session context., , , , and . ACM Southeast Regional Conference, page 455-460. ACM, (2007)The Microarchitecture of the CUE-v2 Processor: Enabling the Simultaneous Processing of Dataflow and Control-Flow Threads., , , and . PDPTA, page 525-531. CSREA Press, (2004)