Author of the publication

Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs.

, , , , , , , , , and . J. Solid-State Circuits, 46 (4): 806-814 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Asayama, Shinobu
add a person with the name Asayama, Shinobu
 

Other publications of authors with the same name