PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Roy, Subir"

Author of the publication

copydeleteadd this publication to your clipboard
Approximation Algorithms for Min-k-Overlap Problems Using the Principal Lattice of Partitions Approach.

, , and . J. Algorithms, 21 (2): 306-330 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ph. D. Sarbani Roy University of Stuttgart

Rajarshi Roy University of Stuttgart

Ranjith Mathew Roy University of Stuttgart

 

Other publications of authors with the same name

Approximation Algorithms for Min-k-overlap Problems Using the Principal Lattice of Partitions Approach., , and . MFCS, volume 841 of Lecture Notes in Computer Science, page 525-535. Springer, (1994)Application of the principal partition and principal lattice of partitions of a graph to the problem of decomposition of a finite state machine., and . ISCAS, page 2564-2567. IEEE, (1993)Towards a universal model for personal mobility management., , and . WCNC, page 1578-1583. IEEE, (2000)Approximation Algorithms for Min-k-Overlap Problems Using the Principal Lattice of Partitions Approach., , and . J. Algorithms, 21 (2): 306-330 (1996)Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract)., , , , and . VLSI Design, page 11-13. IEEE Computer Society, (2002)Modeling Techniques for Formal Verification of BIST Controllers and Their Integration into SOC Designs., and . VLSI Design, page 364-372. IEEE Computer Society, (2007)Formal verification based on assume and guarantee approach - a case study (short paper)., , and . ASP-DAC, page 77-80. ACM, (2000)Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces., and . J. Electronic Testing, 29 (5): 715-740 (2013)Dataflow Analysis for Resource Contention and Register Leakage Properties., , and . VLSI Design, page 418-423. IEEE Computer Society, (2000)DFT logic verification through property based formal methods - SOC to IP., , , , and . FMCAD, page 33. IEEE, (2010)