PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wenk, Markus"

Author of the publication

copydeleteadd this publication to your clipboard
Live Demonstration: Hardware Platform and Implementation of a Real-time Multi-user MIMO-OFDM Testbed.

, , , , , , and . ISCAS, page 793. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Markus Wagner

Markus Wagner

Markus Wizani

Markus Blandl University of Stuttgart

Markus Miller University of Stuttgart

 

Other publications of authors with the same name

VLSI Implementation of Hard- and Soft-Output Sphere Decoding for Wide-Band MIMO Systems., , and . VLSI-SoC (Selected Papers), volume 373 of IFIP Advances in Information and Communication Technology, page 128-154. Springer, (2010)Multi-user MIMO testbed., , , , , and . WINTECH, page 109-110. ACM, (2008)Area- and throughput-optimized VLSI architecture of sphere decoding., , , and . VLSI-SoC, page 189-194. IEEE, (2010)Live Demonstration: Hardware Platform and Implementation of a Real-time Multi-user MIMO-OFDM Testbed., , , , , , and . ISCAS, page 793. IEEE, (2009)MIMO Transmission with Residual Transmit-RF Impairments, , and . CoRR, (2010)Reduced-complexity mimo detector with close-to ml error rate performance., , , , , , and . ACM Great Lakes Symposium on VLSI, page 200-203. ACM, (2007)VLSI implementation of pipelined sphere decoding with early termination., , and . EUSIPCO, page 1-5. IEEE, (2006)VLSI implementation of a low-complexity LLL lattice reduction algorithm for MIMO detection., , , , and . ISCAS, page 3745-3748. IEEE, (2010)Advanced receiver algorithms for MIMO wireless communications., , , , and . DATE, page 593-598. European Design and Automation Association, Leuven, Belgium, (2006)K-best MIMO detection VLSI architectures achieving up to 424 Mbps., , , , and . ISCAS, IEEE, (2006)