PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Klaiber, Michael J."

Author of the publication

copydeleteadd this publication to your clipboard
Stream Processing of Scientific Big Data on Heterogeneous Platforms - Image Analytics on Big Data in Motion.

, , , , and . CSE, page 965-970. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

J. K\"astner

J. Schwarz

J. K\"astner

J Walter

J. Vogel

 

Other publications of authors with the same name

Union-Retire: A New Paradigm for Single-Pass Connected Component Analysis., and . ISGV, volume 1386 of Communications in Computer and Information Science, page 273-287. Springer, (2021)A high-throughput FPGA architecture for parallel connected components analysis based on label reuse., , , , and . FPT, page 302-305. IEEE, (2013)Fast lossless image compression with 2D Golomb parameter adaptation based on JPEG-LS., , , , and . EUSIPCO, page 1920-1924. IEEE, (2012)A Resource-Efficient Hardware Architecture for Connected Component Analysis, , , and . IEEE transactions on circuits and systems for video technology, 26 (7): 1334-1349 (2016)Adaptive Dynamic On-chip Memory Management for FPGA-based reconfigurable architectures., , , and . FPL, page 1-8. IEEE, (2014)SSPQ - spatial domain perceptual image codec based on subsampling and perceptual quantization., , , , and . ICIP, page 1061-1064. IEEE, (2012)A parallel and resource-efficient single lookup connected components analysis architecture for reconfigurable hardware. Universität Stuttgart, Stuttgart, Dissertation, (2016)A memory-efficient parallel single pass architecture for connected component labeling of streamed images., , , , and . FPT, page 159-165. IEEE, (2012)A Scalable Multi- TeraOPS Deep Learning Processor Core for AI Trainina and Inference., , , , , , , , , and 21 other author(s). VLSI Circuits, page 35-36. IEEE, (2018)Comparative Study and Proof of Single-Pass Connected Components Algorithms, , and . Journal of Mathematical Imaging and Vision, 61 (8): 1112-1134 (2019)