Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpt/AmmendolaBFCLPRSTV13
%A Ammendola, Roberto
%A Biagioni, Andrea
%A Frezza, Ottorino
%A Cicero, Francesca Lo
%A Lonardo, Alessandro
%A Paolucci, Pier Stanislao
%A Rossetti, Davide
%A Simula, Francesco
%A Tosoratto, Laura
%A Vicini, Piero
%B FPT
%D 2013
%I IEEE
%K dblp
%P 58-65
%T Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities.
%U http://dblp.uni-trier.de/db/conf/fpt/fpt2013.html#AmmendolaBFCLPRSTV13
@inproceedings{conf/fpt/AmmendolaBFCLPRSTV13,
added-at = {2014-01-27T00:00:00.000+0100},
author = {Ammendola, Roberto and Biagioni, Andrea and Frezza, Ottorino and Cicero, Francesca Lo and Lonardo, Alessandro and Paolucci, Pier Stanislao and Rossetti, Davide and Simula, Francesco and Tosoratto, Laura and Vicini, Piero},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/21e930de592520c5824749e5526896ef5/dblp},
booktitle = {FPT},
crossref = {conf/fpt/2013},
ee = {http://dx.doi.org/10.1109/FPT.2013.6718331},
interhash = {a059e9c820aa2c6e70b4282d066bfb49},
intrahash = {1e930de592520c5824749e5526896ef5},
keywords = {dblp},
pages = {58-65},
publisher = {IEEE},
timestamp = {2016-02-02T15:10:22.000+0100},
title = {Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities.},
url = {http://dblp.uni-trier.de/db/conf/fpt/fpt2013.html#AmmendolaBFCLPRSTV13},
year = 2013
}
