@dblp

Polynomial Time Algorithm for Area and Power Efficient Adder Synthesis in High-Performance Designs.

, , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 35 (5): 820-831 (2016)

Links and resources

Tags