@dblp

Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis.

, , , und . ICCAD, Seite 848-854. IEEE Computer Society / ACM, (2003)

Links und Ressourcen

Tags