Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Conference Paper
%1 conf/dsd/KatevenisCMMCKN16
%A Katevenis, Manolis
%A Chrysos, Nikolaos
%A Marazakis, Manolis
%A Mavroidis, Iakovos
%A Chaix, Fabien
%A Kallimanis, Nikolaos D.
%A Navaridas, Javier
%A Goodacre, John
%A Vicini, Piero
%A Biagioni, Andrea
%A Paolucci, Pier Stanislao
%A Lonardo, Alessandro
%A Pastorelli, Elena
%A Cicero, Francesca Lo
%A Ammendola, Roberto
%A Hopton, P.
%A Coates, P.
%A Taffoni, Giuliano
%A Cozzini, S.
%A Kersten, Martin L.
%A Zhang, Y.
%A Sahuquillo, Julio
%A Lechago, Sergio
%A Pinto, C.
%A Lietzow, Bernd
%A Everett, D.
%A Perna, G.
%B DSD
%D 2016
%E Kitsos, Paris
%I IEEE Computer Society
%K dblp
%P 60-67
%T The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems.
%U http://dblp.uni-trier.de/db/conf/dsd/dsd2016.html#KatevenisCMMCKN16
%@ 978-1-5090-2817-7
@inproceedings{conf/dsd/KatevenisCMMCKN16,
added-at = {2019-02-28T00:00:00.000+0100},
author = {Katevenis, Manolis and Chrysos, Nikolaos and Marazakis, Manolis and Mavroidis, Iakovos and Chaix, Fabien and Kallimanis, Nikolaos D. and Navaridas, Javier and Goodacre, John and Vicini, Piero and Biagioni, Andrea and Paolucci, Pier Stanislao and Lonardo, Alessandro and Pastorelli, Elena and Cicero, Francesca Lo and Ammendola, Roberto and Hopton, P. and Coates, P. and Taffoni, Giuliano and Cozzini, S. and Kersten, Martin L. and Zhang, Y. and Sahuquillo, Julio and Lechago, Sergio and Pinto, C. and Lietzow, Bernd and Everett, D. and Perna, G.},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2c68130f3be20fdd15e8fea0f5a06c192/dblp},
booktitle = {DSD},
crossref = {conf/dsd/2016},
editor = {Kitsos, Paris},
ee = {https://www.wikidata.org/entity/Q58746750},
interhash = {a3af104b575934727c5f7aa7e932fa9c},
intrahash = {c68130f3be20fdd15e8fea0f5a06c192},
isbn = {978-1-5090-2817-7},
keywords = {dblp},
pages = {60-67},
publisher = {IEEE Computer Society},
timestamp = {2019-09-27T19:29:20.000+0200},
title = {The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems.},
url = {http://dblp.uni-trier.de/db/conf/dsd/dsd2016.html#KatevenisCMMCKN16},
year = 2016
}