Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/ParkCLKLCJCSPSC06
%A Park, Churoo
%A Chung, Hoeju
%A Lee, Yun-Sang
%A Kim, Jaekwan
%A Lee, JaeJun
%A Chae, Moo Sung
%A Jung, Dae-Hee
%A Choi, Sung-Ho
%A young Seo, Seung
%A Park, Taek-Seon
%A Shin, Jun-Ho
%A Cho, Jin-Hyung
%A Lee, Seunghoon
%A Song, Ki-Whan
%A Kim, Kyu-Hyoun
%A Lee, Jung-Bae
%A Kim, Changhyun
%A Cho, Soo-In
%D 2006
%J IEEE J. Solid State Circuits
%K dblp
%N 4
%P 831-838
%T A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#ParkCLKLCJCSPSC06
%V 41
@article{journals/jssc/ParkCLKLCJCSPSC06,
added-at = {2022-02-28T00:00:00.000+0100},
author = {Park, Churoo and Chung, Hoeju and Lee, Yun-Sang and Kim, Jaekwan and Lee, JaeJun and Chae, Moo Sung and Jung, Dae-Hee and Choi, Sung-Ho and young Seo, Seung and Park, Taek-Seon and Shin, Jun-Ho and Cho, Jin-Hyung and Lee, Seunghoon and Song, Ki-Whan and Kim, Kyu-Hyoun and Lee, Jung-Bae and Kim, Changhyun and Cho, Soo-In},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/21c8a76d4954698aa6a60054f09b5536c/dblp},
ee = {https://doi.org/10.1109/JSSC.2006.870808},
interhash = {55316f54ad41bbe2d10fd43d8ea32db2},
intrahash = {1c8a76d4954698aa6a60054f09b5536c},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 4,
pages = {831-838},
timestamp = {2022-03-01T06:21:59.000+0100},
title = {A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#ParkCLKLCJCSPSC06},
volume = 41,
year = 2006
}
