PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lavagno, Luciano"

Author of the publication

copydeleteadd this publication to your clipboard
Behavioral-level test vector generation for system-on-chip designs.

, , , , and . HLDVT, page 21-26. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Lavagno, Luciano
add a person with the name Lavagno, Luciano
 

Other publications of authors with the same name

A Simulink(c)-Based Approach to System Level Design and Architecture Selection., , , and . EUROMICRO, page 1076-1083. IEEE Computer Society, (2000)A Framework for Modeling, Simulation and Automatic Code Generation of Sensor Network Application., , , , and . SECON, page 515-522. IEEE, (2008)Rapid-Prototyping of Embedded Systems via Reprogrammable Devices., , , , , and . RSP, page 133-139. IEEE Computer Society, (1996)Guest Editors' Introduction: Trends and Directions in Microelectronics., and . IEEE Micro, 23 (3): 6-7 (2003)Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis., , , and . IEEE Access, (2017)A region-based theory for state assignment in speed-independent circuits., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 16 (8): 793-812 (1997)Guidelines for a graduate curriculum on embedded software and systems., , , , , , , , , and 18 other author(s). ACM Trans. Embedded Comput. Syst., 4 (3): 587-611 (2005)Virtual Platform-Based Design Space Exploration of Power-Efficient Distributed Embedded Applications., , , , , , , and . ACM Trans. Embedded Comput. Syst., 14 (3): 49:1-49:25 (2015)Solving the State Assignment Problem for Signal Transition Graphs., , , and . DAC, page 568-572. (1992)Low power methodology for an ASIC design flow based on high-level synthesis., , and . SoftCOM, page 11-15. IEEE, (2015)