PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Thiele, Lothar"

Author of the publication

copydeleteadd this publication to your clipboard
Scheduling of mixed-criticality applications on resource-sharing multicore systems.

, , , and . EMSOFT, page 17:1-17:15. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nadine Thiele University of Stuttgart

Hon. -Prof. Dr. -Ing. Lothar Katzschner University of Stuttgart

Dr. -Ing. Simon Thiele University of Stuttgart

Lothar Duhl University of Stuttgart

Lothar Rau University of Stuttgart

 

Other publications of authors with the same name

Running time analysis of multiobjective evolutionary algorithms on pseudo-Boolean functions., , and . IEEE Trans. Evolutionary Computation, 8 (2): 170-182 (2004)System architecture evaluation using modular performance analysis: a case study., , , and . STTT, 8 (6): 649-667 (2006)Route selection for mobile sensors with checkpointing constraints., , , , and . PerCom Workshops, page 266-271. IEEE Computer Society, (2012)NoSE: Efficient Maintenance and Initialization of Wireless Sensor Networks., , , , and . SECON, page 1-9. IEEE, (2009)Evaluating Schedulers for Multimedia Processing on Buffer-Constrained SoC Platforms., , , and . IEEE Design & Test of Computers, 21 (5): 368-377 (2004)Generation and calibration of compositional performance analysis models for multi-processor systems., , , , and . ICSAMOS, page 92-99. IEEE, (2009)Secondis: An Adaptive Dissemination Protocol for Synchronizing Wireless Sensor Networks., , and . SECON, page 412-420. IEEE, (2010)Interval diagrams for efficient symbolic verification of processnetworks., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (8): 939-956 (2000)Is it Possible to achieve a Teraflop/s on a chip? From High Performance Algorithms to Architectures., , , , , and . ISCAS, page 129-136. IEEE, (1994)A testbed for fine-grained tracing of time sensitive behavior in wireless sensor networks., , , , and . LCN Workshops, page 619-626. IEEE Computer Society, (2015)