Author of the publication

A High-Speed Two-Cell BCH Decoder for Error Correcting in MLC nor Flash Memories.

, , , , and . IEEE Trans. on Circuits and Systems, 56-II (11): 865-869 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

180nm 4Mb High Speed High Reliability Embedded SONOS Flash Memory., , , , , and . CICC, page 305-308. IEEE, (2006)An ultra-low-power extended counting ADC For large scale sensor arrays., , , , and . ISCAS, page 81-84. IEEE, (2014)Software Hardware Co-design for Side-Channel Analysis Platform on Security Chips., , , , , , and . CIS, page 398-401. IEEE Computer Society, (2015)A High-Speed Two-Cell BCH Decoder for Error Correcting in MLC nor Flash Memories., , , , and . IEEE Trans. on Circuits and Systems, 56-II (11): 865-869 (2009)OCStore: Accelerating Distributed Object Storage with Open-Channel SSDs., , , , and . ICDCS, page 271-281. IEEE, (2019)A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA., , , , and . IEEE Trans. VLSI Syst., 22 (12): 2629-2634 (2014)Data pre-emphasis based retention reliability enhance scheme for MLC NAND Flash memories., , , and . ASICON, page 1-4. IEEE, (2015)A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)., , , , , and . FPGA, page 281. ACM, (2011)Assessment methodology of the lateral migration component in data retention of 3D SONOS memories., , , , and . Microelectronics Reliability, 54 (9-10): 1697-1701 (2014)Total ionizing radiation effects of 2-T SONOS for 130 nm/4 Mb NOR flash memory technology., , , , , and . SCIENCE CHINA Information Sciences, 57 (6): 1-9 (2014)