Author of the publication

A Vector-Quantization Compression Circuit With On-Chip Learning Ability for High-Speed Image Sensor.

, , , , , , and . IEEE Access, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A K-Means-Based Multi-Prototype High-Speed Learning System with FPGA-Implemented Coprocessor for 1-NN Searching., , and . IEICE Transactions, 95-D (9): 2327-2338 (2012)Dynamically reconfigurable system for LVQ-based on-chip learning and recognition., , , and . ISCAS, page 1338-1341. IEEE, (2016)Object-recognition VLSI for pedestrian detection in automotive applications., , , and . ASICON, page 651-653. IEEE, (2017)A SoPC architecture for nearest-neighbor based learning and recognition., , and . ISPACS, page 147-152. IEEE, (2014)A Hardware-Efficient Recognition Accelerator Using Haar-Like Feature and SVM Classifier., , , and . IEEE Access, (2019)A Hardware Architecture for Cell-Based Feature-Extraction and Classification Using Dual-Feature Space., , , , and . IEEE Trans. Circuits Syst. Video Techn., 28 (10): 3086-3098 (2018)LVQ neural network SoC adaptable to different on-chip learning and recognition applications., , , , and . APCCAS, page 623-626. IEEE, (2014)Low-power and real-time computer vision on-chip., , , and . ISOCC, page 43-44. IEEE, (2016)Pixel-based pipeline hardware architecture for high-performance Haar-like feature extraction., , , , , and . APCCAS, page 611-612. IEEE, (2016)k Nearest Neighbor Classification Coprocessor with Weighted Clock-Mapping-Based Searching., , , , and . IEICE Transactions, 99-C (3): 397-403 (2016)