Author of the publication

Backlog Aware Scheduling for Ingress Memories in High-Radix, Single-Stage Switches.

, , , , , and . GLOBECOM, page 1-5. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Olesinski, Wladek
add a person with the name Olesinski, Wladek
 

Other publications of authors with the same name

Towards an Efficient NoC Topology through Multiple Injection Ports., , , , and . DSD, page 165-172. IEEE Computer Society, (2011)Service Guarantees in Deflection Networks., and . MASCOTS, page 267-274. IEEE Computer Society, (2001)Backlog Aware Scheduling for Large Buffered Crossbar Switches., , , , , and . ICC, page 59-64. IEEE, (2008)Low-latency scheduling in large switches., , , and . ANCS, page 87-96. ACM, (2007)Simple Fairness Protocols for Daisy Chain Interconnects., , , , , , and . Hot Interconnects, page 22-30. IEEE Computer Society, (2009)PicOS & VNETI - Enabling Real Life Layer-less WSN Applications., , , and . SENSORNETS, page 53-58. SciTePress, (2012)Asynchronous Deflection with Transient Buffers., and . ICCCN, page 338-345. IEEE Computer Society, (1998)A new fair bandwidth allocation algorithm for multimedia multicasting in DiffServ., , , , and . GLOBECOM, page 5. IEEE, (2005)OBIG: the Architecture of an Output Buffered Switch with Input Groups for Large Switches., , and . GLOBECOM, page 204-209. IEEE, (2007)Scalable Alternatives to Virtual Output Queuing., , and . ICC, page 1-6. IEEE, (2009)