PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sapatnekar, Sachin S."

Author of the publication

copydeleteadd this publication to your clipboard
Logical effort based technology mapping.

, and . ICCAD, page 419-422. IEEE Computer Society / ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

S. Schumann

S. Seemann

S. Wartzack

Boettinger S

S. Toro

 

Other publications of authors with the same name

In Memoriam: Margarida F. Jacome., , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (9): 1549-1550 (2007)A scaled random walk solver for fast power grid analysis., and . DATE, page 38-43. IEEE, (2011)Editorial.. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (1): 1 (2011)Editorial.. IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (1): 1 (2010)Capturing Post-Silicon Variations Using a Representative Critical Path., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (2): 211-222 (2010)Estimating Circuit Aging Due to BTI and HCI Using Ring-Oscillator-Based Sensors., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 36 (10): 1688-1701 (2017)Wire sizing as a convex optimization problem: exploring the area-delay tradeoff.. IEEE Trans. on CAD of Integrated Circuits and Systems, 15 (8): 1001-1011 (1996)Dynamic Approximation of JPEG Hardware., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 38 (2): 295-308 (2019)A predictive distributed congestion metric with application to technology mapping., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (5): 696-710 (2005)Non-Hanan routing., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 18 (4): 436-444 (1999)