Author of the publication

WILD: A workload-based learning model to predict dynamic delay of functional units.

, , , and . ICCD, page 185-192. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Axilog: Abstractions for Approximate Hardware Design and Reuse., , , , , , , , , and . IEEE Micro, 35 (5): 16-30 (2015)Analysis of instruction-level vulnerability to dynamic voltage and temperature variations., , and . DATE, page 1102-1105. IEEE, (2012)Hierarchically focused guardbanding: an adaptive approach to mitigate PVT variations and aging., , and . DATE, page 1695-1700. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Axilog: language support for approximate hardware design., , , , , , , , , and 2 other author(s). DATE, page 812-817. ACM, (2015)Approximate associative memristive memory for energy-efficient GPUs., , , , and . DATE, page 1497-1502. ACM, (2015)CIRCA-GPUs: Increasing Instruction Reuse Through Inexact Computing in GP-GPUs., , and . IEEE Design & Test, 33 (6): 85-92 (2016)Low-energy GALS NoC with FIFO - Monitoring dynamic voltage scaling., , , and . Microelectronics Journal, 42 (6): 889-896 (2011)Hardware Optimizations of Dense Binary Hyperdimensional Computing: Rematerialization of Hypervectors, Binarized Bundling, and Combinational Associative Memory., , and . CoRR, (2018)Hyperdimensional Computing Nanosystem., , , , , , and . CoRR, (2018)Improving Resilience to Timing Errors by Exposing Variability Effects to Software in Tightly-Coupled Processor Clusters., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 4 (2): 216-229 (2014)