PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bartolini, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
Online Fault Classification in HPC Systems through Machine Learning.

, , , , , and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Andrea Thom University of Stuttgart

Andrea Loi University of Stuttgart

Andrea Talmann University of Stuttgart

Jun. -Prof. Dr. Andrea Iannelli University of Stuttgart

Dr. Andrea Zappe University of Stuttgart

 

Other publications of authors with the same name

Optimization and Controlled Systems: A Case Study on Thermal Aware Workload Dispatching., , , and . AAAI, AAAI Press, (2012)Pricing schemes for energy-efficient HPC systems: Design and exploration., , , and . IJHPCA, (2019)A LoRaWAN Wireless Sensor Network for Data Center Temperature Monitoring., , , and . CoRR, (2019)Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors., , , , , , and . Microprocessors and Microsystems - Embedded Hardware Design, (2017)Scheduling-based power capping in high performance computing systems., , , , and . SUSCOM, (2018)Guaranteed Computational Resprinting via Model-Predictive Control., , , and . ACM Trans. Embedded Comput. Syst., 14 (3): 48:1-48:26 (2015)Self-Aware Thermal Management for High-Performance Computing Processors., , , and . IEEE Design & Test, 35 (5): 28-35 (2018)On-line thermal emulation: How to speed-up your thermal controller design., , and . PATMOS, page 99-106. IEEE, (2013)An Ambient Temperature Variation Tolerance Scheme for an Ultra Low Power Shared-L1 Processor Cluster., , and . DSD, page 625-632. IEEE Computer Society, (2013)Temperature variation aware multi-scale delay, power and thermal analysis at RT and gate level., , and . Integration, (2015)