Author of the publication

Light-weight communications on Intel's single-chip cloud computer processor.

, , and . Operating Systems Review, 45 (1): 73-83 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Using Minimum-Surface Bodies for Iteration Space Partitioning., and . PPSC, (2001)Predicting Price/Performance Trade-offs for Whitney: A Commodity Computing Cluster., , , and . The Journal of Supercomputing, 13 (3): 303-319 (1999)Performance evaluation of the SX-6 vector architecture for scientific computations., , , , , , , , and . Concurrency - Practice and Experience, 17 (1): 69-93 (2005)Performance Characteristics of the Multi-Zone NAS Parallel Benchmarks., and . IPDPS, IEEE Computer Society, (2004)Light-weight communications on Intel's single-chip cloud computer processor., , and . Operating Systems Review, 45 (1): 73-83 (2011)Programming many-core architectures - a case study: dense matrix computations on the Intel single-chip cloud computer processor., , , , , , and . Concurrency and Computation: Practice and Experience, 24 (12): 1317-1333 (2012)An Advanced User Interface Approach for Complex Parameter Study Process Specification on the Information Power Grid., , , and . GRID, volume 1971 of Lecture Notes in Computer Science, page 146-157. Springer, (2000)Predicting Cost/Performance Trade-offs For Whitney: A Commodity Computing Cluster., , and . HICSS (7), page 504-513. IEEE Computer Society, (1998)Tight bounds on cache use for stencil operations on rectangular grids., and . J. ACM, 49 (3): 434-453 (2002)Evaluating Online Global Recovery with Fenix Using Application-Aware In-Memory Checkpointing Techniques., , , , , , and . ICPP Workshops, page 346-355. IEEE Computer Society, (2016)