Author of the publication

Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint.

, , and . Asian Test Symposium, page 231-236. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test., and . IEEE Trans. VLSI Syst., 21 (7): 1333-1337 (2013)IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection., , , and . J. Electronic Testing, 23 (4): 341-355 (2007)Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint.. IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (4): 618-626 (2010)Synthesis of 3D clock tree with pre-bond testability., , and . ISCAS, page 2654-2657. IEEE, (2013)Fault tolerant application-specific NoC topology synthesis for three-dimensional integrated circuits., , , , , and . SoCC, page 296-301. IEEE, (2011)De Bruijn graph-based communication modeling for fault tolerance in smart grids., , and . APCCAS, page 623-626. IEEE, (2012)Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator., , and . Asian Test Symposium, page 91-96. IEEE Computer Society, (2013)Fast and accurate statistical static timing analysis., , and . ISCAS, page 2555-2558. IEEE, (2014)Oscillation ring based interconnect test scheme for SOC., , , and . ASP-DAC, page 184-187. ACM Press, (2005)IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults., , , , and . ASP-DAC, page 366-371. IEEE, (2006)