PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kranitis, Nektarios"

Author of the publication

copydeleteadd this publication to your clipboard
Directed Random SBST Generation for On-Line Testing of Pipelined Processors.

, , , and . IOLTS, page 273-279. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kranitis, Nektarios
add a person with the name Kranitis, Nektarios
 

Other publications of authors with the same name

Software-Based Self-Test for Small Caches in Microprocessors., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (12): 1991-2004 (2014)Power-/Energy Efficient BIST Schemes for Processor Data Paths., , , , and . IEEE Design & Test of Computers, 17 (4): 15-28 (2000)Deterministic software-based self-testing of embedded processor cores., , , , and . DATE, page 92-96. IEEE Computer Society, (2001)Effective Software Self-Test Methodology for Processor Cores., , , and . DATE, page 592-597. IEEE Computer Society, (2002)A single chip dependable and adaptable payload Data Processing Unit., , , , and . IOLTS, page 138-143. IEEE, (2015)An efficient LDPC encoder architecture for space applications., , and . IOLTS, page 149-154. IEEE, (2016)Instruction-Based Self-Testing of Processor Cores., , , and . J. Electronic Testing, 19 (2): 103-112 (2003)Low-Cost Software-Based Self-Testing of RISC Processor Cores., , , , and . DATE, page 10714-10719. IEEE Computer Society, (2003)Selecting Power-Optimal SBST Routines for On-Line Processor Testing., , , and . European Test Symposium, page 111-116. IEEE Computer Society, (2007)Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures., , , and . IEEE Trans. VLSI Syst., 21 (4): 786-790 (2013)