Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Performance and Memory Efficient LU Decomposer on FPGAs.

G. Wu, Y. Dou, J. Sun, and G. Peterson. IEEE Trans. Computers, 61 (3): 366-378 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Karim Douch University of Stuttgart

Data for: ML-TWiX: A Machine Learning approach for Total Water storage anomaly eXtension back to 1980P. Saemian, M. Tourian, K. Douch, J. Foster, J. Gou, D. Wiese, A. AghaKouchak, and N. Sneeuw. Dataset, (2025)

Apl. Prof. Dr. Yong Cui University of Stuttgart

Yong Lu University of Stuttgart

Dr. Soo Yong Park University of Stuttgart

Other publications of authors with the same name

A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications.Y. Dong, and Y. Dou. ASP-DAC, page 523-528. IEEE Computer Society, (2007)Multiple Kernel k-Means Clustering with Matrix-Induced Regularization.X. Liu, Y. Dou, J. Yin, L. Wang, and E. Zhu. AAAI, page 1888-1894. AAAI Press, (2016)ELM based multiple kernel k-means with diversity-induced regularization.Y. Zhao, Y. Dou, X. Liu, and T. Li. IJCNN, page 2699-2705. IEEE, (2016)A Novel Design of Flexible Crypto Coprocessor and Its Application.S. Ni, Y. Dou, K. Chen, and L. Deng. ACA, volume 451 of Communications in Computer and Information Science, page 128-139. Springer, (2014)Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks.Z. Liu, Y. Dou, J. Jiang, J. Xu, S. Li, Y. Zhou, and Y. Xu. TRETS, 10 (3): 17:1-17:23 (2017)An efficient CPU-GPU hybrid parallel implementation for DVB-RCS2 receiver.Y. Wang, F. Wang, R. Li, and Y. Dou. Concurrency and Computation: Practice and Experience, (2018)A Unified Co-Processor Architecture for Matrix Decomposition.Y. Dou, J. Zhou, G. Wu, J. Jiang, Y. Lei, and S. Ni. J. Comput. Sci. Technol., 25 (4): 874-885 (2010)VLIW coprocessor for IEEE-754 quadruple-precision elementary functions.Y. Lei, Y. Dou, L. Guo, J. Xu, J. Zhou, Y. Dong, and H. Li. TACO, 10 (3): 12:1-12:22 (2013)Classification of Tiangong-1 hyperspectral remote sensing image via contextual sparse coding.Q. Lv, Y. Dou, X. Niu, J. Xu, and J. Xu. ICMLC, page 128-133. IEEE, (2015)Optimized deep belief networks on CUDA GPUs.T. Li, Y. Dou, J. Jiang, Y. Wang, and Q. Lv. IJCNN, page 1-8. IEEE, (2015)

PUMA

Disambiguation of "Dou, Yong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Performance and Memory Efficient LU Decomposer on FPGAs.

Please choose a person to relate this publication to

Dr. Karim Douch University of Stuttgart

Apl. Prof. Dr. Yong Cui University of Stuttgart

Yong Lu University of Stuttgart

Dr. Soo Yong Park University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Dou, Yong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A High Performance and Memory Efficient LU Decomposer on FPGAs.

Please choose a person to relate this publication to

Dr. Karim Douch University of Stuttgart

Apl. Prof. Dr. Yong Cui University of Stuttgart

Yong Lu University of Stuttgart

Dr. Soo Yong Park University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A High Performance and Memory Efficient LU Decomposer on FPGAs.