PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Zheng, Nanning"

Author of the publication

copydeleteadd this publication to your clipboard
Affine LBG for Codebook Training of Univariate Linear Representation.

, , , , and . GlobalSIP, page 46-50. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zheng Li University of Stuttgart

Haoyu Zheng University of Stuttgart

Jianshu Zheng University of Stuttgart

 

Other publications of authors with the same name

MRF model and FRAME model-based unsupervised image segmentation., , , , and . Science in China Series F: Information Sciences, 47 (6): 697-705 (2004)Image smoothing and sharpening based on nonlinear diffusion equation., , and . Signal Processing, 88 (11): 2850-2855 (2008)An Efficient 3d Plenoptic Representation For Approximating A Path Of Motion To A Curved Line., , , and . Int. J. Image Graphics, 5 (2): 397-412 (2005)Multiplicative inhibitory velocity detector and multi-velocity motion detection neural network model., and . J. Comput. Sci. Technol., 13 (1): 41-54 (1998)Subspace-based two-dimensional direction estimation and tracking of multiple targets., , , , and . IEEE Trans. Aerospace and Electronic Systems, 51 (2): 1386-1402 (2015)Event-triggered fuzzy H∞ control for a class of nonlinear networked control systems using the deviation bounds of asynchronous normalized membership functions., , , and . Inf. Sci., (2014)Realization of L2 Cache Defect Tolerance Using Multi-bit ECC., , and . DFT, page 254-262. IEEE Computer Society, (2008)Architecting high-performance energy-efficient soft error resilient cache under 3D integration technology., , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 35 (4): 371-381 (2011)LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design., , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 38 (7): 669-680 (2014)An integrated visual saliency-based watermarking approach for synchronous image authentication and copyright protection., , , , and . Sig. Proc.: Image Comm., 26 (8-9): 427-437 (2011)