Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.

S. Venkataramani, A. Ranjan, S. Banerjee, D. Das, S. Avancha, A. Jagannathan, A. Durg, D. Nagaraj, B. Kaul, P. Dubey, and A. Raghunathan. ISCA, page 13-26. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Jagannathan, Ashok

add a person with the name Jagannathan, Ashok

Other publications of authors with the same name

Timing-driven maze routing.S. Hur, A. Jagannathan, and J. Lillis. IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (2): 234-241 (2000)An automated design flow for 3D microarchitecture evaluation.J. Cong, A. Jagannathan, Y. Ma, G. Reinman, J. Wei, and Y. Zhang. ASP-DAC, page 384-389. IEEE, (2006)A fast algorithm for context-aware buffer insertion.A. Jagannathan, S. Hur, and J. Lillis. ACM Trans. Design Autom. Electr. Syst., 7 (1): 173-188 (2002)Microarchitecture evaluation with floorplanning and interconnect pipelining.A. Jagannathan, H. Yang, K. Konigsfeld, D. Milliron, M. Mohan, M. Romesis, G. Reinman, and J. Cong. ASP-DAC, page 8-15. ACM Press, (2005)Understanding the energy efficiency of SMT and CMP with multiclustering.J. Cong, A. Jagannathan, G. Reinman, and Y. Tamir. ISLPED, page 48-53. ACM, (2005)A fast algorithm for context-aware buffer insertion.A. Jagannathan, S. Hur, and J. Lillis. DAC, page 368-373. ACM, (2000)Instruction set extension with shadow registers for configurable processors.J. Cong, Y. Fan, G. Han, A. Jagannathan, G. Reinman, and Z. Zhang. FPGA, page 99-106. ACM, (2005)Timing driven maze routing.S. Hur, A. Jagannathan, and J. Lillis. ISPD, page 208-213. ACM, (1999)ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.S. Venkataramani, A. Ranjan, S. Banerjee, D. Das, S. Avancha, A. Jagannathan, A. Durg, D. Nagaraj, B. Kaul, P. Dubey and 1 other author(s). ISCA, page 13-26. ACM, (2017)Accelerating Sequential Applications on CMPs Using Core Spilling.J. Cong, G. Han, A. Jagannathan, G. Reinman, and K. Rutkowski. IEEE Trans. Parallel Distrib. Syst., 18 (8): 1094-1107 (2007)

PUMA

Disambiguation of "Jagannathan, Ashok"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Jagannathan, Ashok"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.