PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Akgun, Omer Can"

Author of the publication

copydeleteadd this publication to your clipboard
An Energy-Efficient Multi-Sensor Compressed Sensing System Employing Time-Mode Signal Processing Techniques.

, , , , , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ömer Atmaca University of Stuttgart

Can Kaymakci University of Stuttgart

Danilo Canini University of Stuttgart

Dr. phil. Simon Candelaresi University of Stuttgart

David Canning University of Stuttgart

 

Other publications of authors with the same name

A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime., , and . I. J. Circuit Theory and Applications, 37 (2): 203-220 (2009)A < 1 pJ sub-VT cardiac event detector in 65 nm LL-HVT CMOS., , and . VLSI-SoC, page 253-258. IEEE, (2010)High-Level Energy Estimation in the Sub-V$_T$ Domain: Simulation and Measurement of a Cardiac Event Detector., , , and . IEEE Trans. Biomed. Circuits and Systems, 6 (1): 15-27 (2012)Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime., and . J. Low Power Electronics, 4 (3): 320-336 (2008)A Chip Integrity Monitor for Evaluating Long-term Encapsulation Performance Within Active Flexible Implants., , , and . BioCAS, page 1-4. IEEE, (2019)A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology., , , , and . APCCAS, page 21-24. IEEE, (2008)11nW Signal Acquisition Platform for Remote Biosensing., , and . BioCAS, page 1-4. IEEE, (2019)A 10-hit, 771 nW Time-Mode ADC with a 2-Step TDC for Bio-Signal Acquisition., , and . BioCAS, page 1-6. IEEE, (2021)An Asynchronous Pipelined Time-to-Digital Converter Using Time-Domain Subtraction.. ISCAS, page 1-5. IEEE, (2018)Ultra low energy design exploration of digital decimation filters in 65 nm dual-VT CMOS in the sub-VT domain., , , , and . Microprocessors and Microsystems - Embedded Hardware Design, 37 (4-5): 494-504 (2013)