Author of the publication

Formal Specification in VHDL for Hardware Verification.

, , and . DATE, page 257-263. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Das grafische Ausgabesystem am VW-Prozeß-Leit-System (PLS)., , and . Elektronische Rechenanlagen, 18 (5): 241-245 (1976)Towards the Applicability of Alf to Model Cyber-Physical Systems., , and . FedCSIS, page 1415-1422. (2013)Formal synthesis of circuits with a simple handshake protocol., , and . VLSI Design, page 255-259. IEEE Computer Society, (1995)Verification of Reactive Systems - Formal Methods and Algorithms. Texts in Theoretical Computer Science. An EATCS Series Springer, (2004)Automatic Hard Block Inference on FPGAs., and . DSD, page 551-557. IEEE Computer Society, (2013)Global vs. Local Model Checking: A Comparison of Verification Techniques for Infinite State Systems., and . SEFM, page 67-76. IEEE Computer Society, (2004)Kontrollfluss-Verifikation von Algorithmen mittels Modellprüfung., , , , and . MBMV, page 114-123. HNI-Verlagsschriften, (1998)Synthesis of Parallel Sorting Networks using SAT Solvers., and . MBMV, page 71-80. OFFIS-Institut für Informatik, (2011)A Framework for Verifying and Implementing Embedded Systems., and . MBMV, page 242-247. Fraunhofer Institut für Integrierte Schaltungen, (2006)Efficient Representation and Computation of Tableau Proofs., , and . TPHOLs, volume A-20 of IFIP Transactions, page 39-57. North-Holland/Elsevier, (1992)