PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Gu, Guochang"

Author of the publication

copydeleteadd this publication to your clipboard
Path Planning Based on Improved Binary Particle Swarm Optimization Algorithm.

, and . RAM, page 462-466. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasemin Gündüz University of Stuttgart

Yanan Guo University of Stuttgart

Frederik Gutbrod University of Stuttgart

Dr. Ulrich Guddat University of Stuttgart

Radoslava Guirguinova University of Stuttgart

 

Other publications of authors with the same name

An Adaptive Fault Tolerance Scheme for Applications on Real-Time Embedded System., , and . ICESS, volume 3605 of Lecture Notes in Computer Science, page 474-480. Springer, (2004)AUV neuropsychological architecture with BDI., , , and . RAM, page 452-454. IEEE, (2004)Path Planning Based on Improved Binary Particle Swarm Optimization Algorithm., and . RAM, page 462-466. IEEE, (2008)Fuzzy Neuro-BDI., , and . AIAI, volume 187 of IFIP, page 349-354. Springer, (2005)Reliable and Efficient Data Transfer Protocol Based on UDP in Cluster System., , , and . IMSCCS (1), page 518-524. IEEE Computer Society, (2006)A Modified Ant Colony Optimization Algorithm for Tumor Marker Gene Selection., , , , and . Genomics, Proteomics & Bioinformatics, 7 (4): 200-208 (2009)A Novel Discrete Particle Swarm Optimization Algorithm for Microarray Data-Based Tumor Marker Gene Selection., , , , and . CSSE (1), page 1057-1060. IEEE Computer Society, (2008)Kernel Null Foley-Sammon Transform., , , and . CSSE (1), page 981-984. IEEE Computer Society, (2008)Accelerating HMMer on FPGAs using systolic array based architecture., , , , , and . IPDPS, page 1-8. IEEE, (2009)A Rotation-based Data Buffering Architecture for Convolution Filtering in a Field Programmable Gate Array., , , and . JCP, 8 (6): 1411-1416 (2013)