PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Mirzaee, Reza Faghih"

Author of the publication

copydeleteadd this publication to your clipboard
Differential Cascode Voltage Switch (DCVS) Strategies by CNTFET Technology for Standard Ternary Logic.

, , , and . Microelectronics Journal, 44 (12): 1238-1250 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hamid Reza Madadi Varzaneh University of Stuttgart

 

Other publications of authors with the same name

Voltage mirror circuit by carbon nanotube field effect transistors for mirroring dynamic random access memories in multiple-valued logic and fuzzy logic., , , and . IET Circuits, Devices & Systems, 9 (5): 343-352 (2015)New Current-Mode Multipliers by CNTFET-Based n-Valued Binary Converters., , and . IEICE Transactions, 99-C (1): 100-107 (2016)New dynamic ternary minimum and maximum circuits with reduced switching activity and without any additional voltage sources., , , and . IJHPSA, 5 (3): 153-165 (2015)A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector., , , and . Journal of Circuits, Systems, and Computers, 26 (5): 1750082:1-1750082:15 (2017)High-Efficient Circuits for Ternary Addition., , and . VLSI Design, (2014)Applicability of Partial Ternary Full Adder in Ternary Arithmetic Units., and . CoRR, (2019)Ternary cyclic redundancy check by a new hardware-friendly ternary operator., , , and . Microelectronics Journal, (2016)MIPS-Core Application Specific Instruction-Set Processor for IDEA Cryptography - Comparison between Single-Cycle and Multi-Cycle Architectures., and . CoRR, (2019)Design of a Ternary Edge-Sensitive D FFF for Multiple-Valued Sequential Logic., and . J. Low Power Electronics, 13 (1): 36-46 (2017)High-speed full adder based on minority function and bridge style for nanoscale., , , , , and . Integration, 44 (3): 155-162 (2011)