Author of the publication

System-Level Sub-20 nm Planar and FinFET CMOS Delay Modelling for Supply and Threshold Voltage Scaling Under Process Variation.

, , and . J. Low Power Electronics, 15 (1): 1-10 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Taouil, Mottaqiallah
add a person with the name Taouil, Mottaqiallah
 

Other publications of authors with the same name

A defect-oriented test approach using on-Chip current sensors for resistive defects in FinFET SRAMs., , , , and . Microelectronics Reliability, (2018)On resistive open defect detection in DRAMs: The charge accumulation effect., , , and . ETS, page 1-6. IEEE, (2015)Quality versus cost analysis for 3D Stacked ICs., , and . VTS, page 1-6. IEEE Computer Society, (2014)Computation-in-memory based parallel adder., , , , , and . NANOARCH, page 57-62. IEEE Computer Society, (2015)Memristive Devices for Computation-In-Memory., , , , and . CoRR, (2019)Memristive devices for computation-in-memory., , , , and . DATE, page 1646-1651. IEEE, (2018)Pinhole Defect Characterization and Fault Modeling for STT-MRAM Testing., , , , , , , , and . ETS, page 1-6. IEEE, (2019)RESCUE: Interdependent Challenges of Reliability, Security and Quality in Nanoelectronic Systems., , , , , , , , , and 8 other author(s). CoRR, (2019)Device Aging : A Reliability and Security Concern, , , , , , , , and . 2018 23RD IEEE European Test Symposium (ETS), IEEE, (2018)Exploring test opportunities for memory and interconnects in 3D ICs., , and . IDT, page 1-6. IEEE, (2013)